










ALTERA CYCLONE III EP3C16 Development & Education BOARD


SCHEMATIC	CONTENT	PAGE
TOP	COVER PAGE, TOP	01 ~ 03
MEMORY	SDRAM,FLASH	04 ~ 05
DISPLAY	VGA, LED, 7SEGMENT	06 ~ 07
IN/OUT	CLOCK, PS2, RS232, BUTTON, SWITCH, CONNECTOR,SD CARD	08 ~ 12
FPGA	Cyclone II EP3C16 BANK1..BANK8 , POWER , CONFIG	13 ~ 17
POWER	POWER 1.2V,2.5V, 3.3V, 5V	18 ~ 18
USB BLASTER	USB BLASTER	19 ~ 19









NOTE:
 SDRAM 4Mx16 (Default)
 SDRAM 8Mx16
 SDRAM 16Mx16
 SDRAM 32Mx16












NOTE:
Byte Mode
FLASH 4Mx8


Word Mode
FLASH 2Mx16






















BUTTON[0..2]
SW[0..9]







 www.terasic.com		Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title ALTERA DE0			
Size A	Document Number SD Card Socket		Rev 1.1
Date:	Friday, July 03, 2009	Sheet	12 of 19

